The idea of building power conversion systems around Power Electronic Building Blocks (PEBBs) was initiated by the U.S. Office of Naval Research in the mid 1990s. A PEBB-based design approach is advantageous in terms of power density, modularity, reliability, and serviceability. It is obvious that this approach has much appeal for pulsed power conversion including the International Linear Collider (ILC) klystron modulator application. A hierarchical control architecture has the inherent capability to support the integration of PEBBs. This has already been successfully demonstrated in a number of industrial applications in the recent past. This paper outlines the underlying concepts of a hierarchical control architecture for a PEBB-based Marx-topology ILC klystron modulator. The control in PEBB-based power conversion systems can be functionally partitioned into (three) hierarchical layers; system layer, application layer, and PEBB layer. This has been adopted here. Based on such a hierarchical partition, the interfaces are clearly identified and defined and, consequently, are easily characterised. A conceptual design of the hardware manager, executing low-level hardware oriented tasks, is detailed. In addition, the idea of prognostics is briefly discussed.
I. INTRODUCTION
The PEBB concept as envisioned by the U.S. Navy aimed at simplifying power converter design and assembly through the use of intelligent and reconfigurable standard building blocks with well defined functionality and interfaces [1] . The underlying idea was to build power converters in much the same way as personal computers. Reducing the complexity of the design process directly translates into a reduction of design effort and associated costs.
Motivated by the desire to ease serviceability and achieve high availability, a PEBB-oriented approach is found to be attractive compared to anything else in its day to design an ILC Marx modulator.
The PEBB concept is a platform-based approach. An efficient platform-based approach requires not only the definition of basic building blocks with defined functionality and interfaces, but also standardisation of the control architecture.
A PEBB can be seen as a defined set of hardware that integrates power semiconductor devices, gate drivers, protection, and other components. Sufficient intelligence needs to be embedded into a PEBB so that it is capable of processing electric power with a defined set of characteristics.
PEBBs are interconnected to build a system as illustrated schematically in Figure 1 . The integration of these blocks, irrespective of how they are configured together, necessitates the support by the overall control architecture in order to produce the desired system behaviour and performance. Prior work in this area [2] demonstrated that a hierarchical control architecture has the inherent capability to support the integration of PEBBs. Figure 1 . Illustration of the PEBB concept. Standardised building blocks (represented here as cubes) with well defined functionality and interfaces are interconnected in series and/or parallel to construct a power converter for a specific application. The number of blocks required scales with desired power and voltage ratings. All blocks may have identical functionality, but also a combination of blocks with different functionality is possible as well. The arrangement of the blocks determines the overall dimension, i.e. length, width, and height, of the converter.
It was discussed in [3] to design the control architecture of PEBB systems based on a hierarchically layered model or a so-called Open System Architecture (OSA) model by analogy to the Open Systems Interconnection (OSI) model as shown in Figure 2 . The OSI model is an open model that allows the integration of devices from various manufacturers into one single application. The OSA model partitions control into functional layers which can be abstracted from each other. Information is exchanged between layers. Figure 2 . Analogy between OSI model (left) and OSA model (right). A control architecture can be partitioned into four layers using a hierarchical concept. It is important to recognise that the model is not restricted to four layers. There can be more than four layers or even less.
Using this concept of hierarchical layers it is possible to standardise the control architecture through standardisation of interfaces between layers.
This paper describes the concepts of a hierarchical control architecture for a PEBB-based Marx-topology ILC klystron modulator. In section II, the functional partitioning of the control of the modulator into hierarchical layers is discussed. Section III follows with an interface characterisation. A conceptual design of the hardware manager is presented in section IV. The idea of prognostics is briefly explained in section V. Section VI concludes the discussion.
II. HIERARCHICAL PARTITIONING

A. Review of Basic Concepts
The design of hierarchically layered control architectures for PEBB-based systems has been a significant theme of research. The basic concepts related to a hierarchically layered control architecture design approach have been described thoroughly in [4] [5] [6] and are summarised below.
A layered model as described above can be used to hierarchically partition control authority in PEBB-based systems. One way to hierarchically partition the control authority in PEBB-based power conversion systems is illustrated in Figure 3 . The partitioning is based on functionality. The control authority is partitioned between three hierarchical layers; system layer, application layer, and PEBB layer. The resultant three-layer control architecture is composed of a hardware manager, an application manager, and a system level controller. Hardware managers (HMs) execute low-level hardwareoriented tasks at the PEBB layer. An application manager handles higher-level application-oriented tasks at the application layer. A system level controller deals with system control and monitoring functions at the system layer. I 1 , I 2 , and I 3 denote interfaces 1, 2, and 3, respectively. Arrows indicate direction of data flow (i.e. either incoming or outgoing) across each interface.
1) Hardware Manager:
The hardware manager is a controller designed at the PEBB layer in the hierarchy described in Figure 2 . The hardware manager is application independent. It masks all PEBB specific control tasks and makes them invisible to the applications manager. The hardware manager is an integral part of the PEBB adding intelligence to it. It handles (fast) low-level hardware related control tasks such as PWM generation, signal sensing and A/D conversion, protection, local control, and communication.
2) Application Manager:
The application manager is a controller designed at the application layer. The application manager is hardware independent. It handles (slow) higher-level application related control. Typical control tasks include system initialisation, monitoring and protection, higher level control, reconfiguration, and diagnostics and prognostics.
3) System Level Controller:
The system level controller is a controller designed at the system layer. The system level controller performs high-level control. Typical tasks include responding to user commands, coordinating performances between converters, and monitoring system execution.
In a hierarchical control architecture, high flexibility and modularity can be achieved through standardisation of the interfaces. It is particularly noteworthy that this approach has the advantage that the lower layers of the PEBB design can remain (quasi) consistent from application to application. Customization for a particular application is at the higher layers (e.g. application layer).
The interfaces become clearly identified and defined by the partitioning. For the three-layer hierarchy presented above, the first interface is within the PEBB, between the power electronics hardware and the hardware manager. The second interface is between the hardware manager and application manager. The third interfaces the application manager to the system level controller. It is now easy to characterise the interfaces. This will be discussed in more detail in the next section. Figure 4 shows the tailored control architecture for a PEBB-based ILC Marx modulator based on a hierarchical partitioning as discussed above. A PEBB-based Marx modulator is built around N Marx cell PEBBs. A Marx cell PEBB is composed of a main cell and a correction cell. The correction cell, nested at the bottom of the main cell through an output filter (indicated by the shaded area in Figure 4 ), is PWM regulated to compensate for the capacitor voltage droop on the main cell during its discharge, maintaining the combined output voltage of both cells within the specified flatness tolerance. Each Marx cell PEBB is controlled by a hardware manager at the PEBB layer. One layer higher up the hierarchy, an application manager controls the N-cell Marx modulator.
B. Three-Layer Control Hierarchy
III. INTERFACE CHARACTERISTICS
In the previous section it was shown how the control architecture of the PEBB-based ILC Marx modulator is partitioned into three hierarchical layers with clearly identified and defined interfaces. Once the interfaces are identified and defined, they can be easily characterised as shown in [7] . An interface characterisation is instrumental in designing the various hierarchical controllers.
The signals that are communicated through an interface can be classified based on their type as follows:
The characteristics of interface 1 (I 1 ), as defined in Figure  4 , are summarised in Table 1 . The characteristics of interfaces 2 (I 2 ) and 3 (I 3 ) are omitted in the discussion presented here for brevity.
There are four incoming signals transferred across interface 1, i.e. V ge,Q1 , V ge,Q2 , V ge,Q3 , and V ge,Q4 , where V ge refers to gate-emitter voltage and Q 1 , Q 2 , Q 3 , and Q 4 refer to main discharge IGBT, main charge IGBT, correction discharge IGBT, and correction charge IGBT, respectively, as indicated in Figure 4 . They are all control signals. Their use is to turn on and off the IGBTs.
There are 15 outgoing signals communicated across interface 1. The collector-emitter voltages V ce(sat),Q1 , V ce(sat),Q2 , V ce(sat),Q3 , and V ce(sat),Q4 are measurement signals and are used to prognosticate the aging of the IGBT. The underlying concepts of prognostics will be discussed briefly in section V. The measurement signals V ge,Q1 , V ge,Q2 , V ge,Q3 , and V ge,Q4 are used for diagnostic purposes of the gate drivers. The sensed charge currents through main capacitor I C1 and correction capacitor I C2 are communicated through interface 1 for two purposes. First, the sensed currents are measurement signals used to evaluate the aging of the capacitances. Second, the sensed currents are protection signals used to detect charging faults. The voltages V C1 , V C2 , and V Cf are the voltages across main capacitor, correction capacitor, and filter capacitor, respectively. All three are control signals. They are used for the droop correction. In addition, V C1 and V C2 are also measurement signals. They are used to evaluate the capacitances. The cell current I cell is a protection signal to detect an overcurrent condition. Finally, the heatsink temperature θ is also a protection signal used for overtemperature detection. Table I lists the required analog-to-digital (A/D) resolution, sampling frequency f s , and required bandwidth associated with the various signals as well.
The resolution of the A/D converter has to be chosen such that the analog equivalent of the A/D converter least significant bit (LSB) q adc is less than the allowed variation of 
where the ceil function gives the smallest integer value greater than or equal to the argument. The required bandwidth B for an analog signal is obtained as follows
where rise time t r can be expressed as
Combining (4) and (5) 
where f sw is switching frequency and N pwm is required PWM resolution calculated as follows
where D is duty cycle, V o is output voltage, and H v is gain of voltage sensor. The latter equation is obtained assuming that in order to avoid limit cycles, the resolution of the PWM signal should be such that the change in the output voltage due to one LSB change of the duty ratio is smaller than one LSB of the A/D converter. The minimum bandwidth required to transmit a digital signal is
where binary pulse rate (or bit rate) R b in bits per second is given by R Nf
where N is number of bits per sample.
IV. CONCEPTUAL DESIGN OF HARDWARE MANAGER
The block diagram of the hardware manager is shown in Figure 5 . It consists of a field programmable gate array (FPGA), 2 Mb RAM for storing data, boot control, indicator LEDs, various A/D converters, an universal series bus (USB), and a small form-factor pluggable (SFP). The boot control configures the FPGA upon system bootup. It consists of a 2Mb PROM for the primary boot image and a 2Mb flash memory to hold a secondary boot image. The secondary boot image can be downloaded through the FPGA over ethernet. On system power-up, the FPGA will always boot from the primary image. The A/D converters sample various of the measured variables as indicated in Figure 4 and listed in Table 1 such as voltages V C1 , V C2 , and V Cf . One A/D converter is dedicated to digitise the output of a temperature sensor. This sensor is configured to monitor the on-board temperature, two remote temperatures, and the supply voltage. The USB allows the hardware manager to be connected directly to a computer for prototyping purposes if desired. The SFP interfaces the hardware manager to a Gb ethernet link.
The hardware manager receives clock and control input data from the application manager and sends data to it over ethernet. Further, the hardware manager sends clock and data signals to the gate drivers and receives data and status signals from them as illustrated in Figure 5 . The gate drivers are equipped with opto-couplers to provide sufficient isolation.
The format of the serial data packet sent from the gate drivers to the hardware manager is schematically illustrated in Figure 6 . The first field in the packet is a start bit followed by address field, data field, and error check field. The data field consists of N bytes of data. Each byte of data has 8 bits of actual data preceded by a logic 1. This insures that there will be a logic 1 at least every 9 bits of data transmission. A string of more than 9 logic 0's will indicate a synchronisation gap. A parity bit is added to every packet for error checking purposes. A similar format is used to encode the data sent from the hardware manager to the gate drivers. Figure 6 . Serial data format.
V. DIAGNOSTICS, PROGNOSTICS, AND HEALTH MANAGEMENT
Diagnostics is defined as the process of detecting and isolating failures/anomalies in the operation and performance of a system or a component. Prognostics refers to the process of assessing the extent of performance degradation, such as deviation from an expected normal operating condition, and then predicting the future state of reliability based on actual and past monitored health conditions. The added capability to make appropriate decisions about maintenance actions based on diagnostics/prognostics information, available resources, and operational demand is referred to as health management. One approach to prognostics is through monitoring and reasoning of parameters that are precursors to impending failures [8, 9] . In a precursor monitoring approach, a failure can be predicted by correlating the change in the monitored precursor parameter with the impending failure. Different failure mechanisms are associated with different precursor parameters (i.e. failure signatures indicated when the monitored value is greater than a preset reference value. At a calibrated time or so-called prognostic distance, it will trigger before the onset of the end-of-life region, as shown in Figure 7 . A failure mode, mechanisms, and effects analysis (FMMEA) can be used to list critical failure mechanisms and identify the associated failure precursor parameters to be monitored.
An example of a precursor parameter is the collectoremitter saturation voltage of an IGTB [10] . The failure of bond wires causes a change in either the contact resistance or the internal current distribution, such that it can be identified by monitoring the collector-emitter saturation voltage. Besides the collector-emitter saturation voltage of the IGBTs, other precursor parameters have been listed and discussed in section III.
Assessing the health of a system provides information that can be used to provide warnings in advance of catastrophic failure and predict when maintenance should be scheduled based upon the evidence of need.
Each hardware manager, in the control architecture detailed in section II, communicates the monitored precursor parameters to the application manager. The application manager eventually interprets the received data and evaluates the health of the corresponding individual cells. It also decides if an "unhealthy" cell needs to be taken out of order and coordinates the reconfiguration of the Marx modulator.
VI. CONCLUSIONS
This paper has presented the concepts of a hierarchical control architecture for a PEBB-based ILC Marx modulator. The functional partitioning of the control of the modulator into (three) hierarchical layers; system layer, application layer, and PEBB layer was discussed. An interface characterisation was given. A conceptual design of the hardware manager was presented. The idea of prognostics was briefly explained.
